

RECEIVED
CENTRAL FAX CENTER

Amendments to the Claims

APR 12 2007

The following listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims

- 1 1. (Currently Amended) An apparatus, comprising:
 - 2 a variable speed bus, the variable speed bus initialized with a first clock
 - 3 frequency;
 - 4 a first unit coupled to a variable the variable speed bus, the first unit having a first
 - 5 rate of requests to access allocated a first portion of bandwidth on the variable speed
 - 6 bus;
 - 7 a second unit coupled to the variable speed bus, the second unit having a
 - 8 second rate of requests to access allocated a second portion of bandwidth on the
 - 9 variable speed bus; and
 - 10 a clock throttling logic an arbitration and bus clock control unit to monitor the first
 - 11 access request rate from the first unit and the second access request from the second
 - 12 unit, and to determine adjust a second clock frequency associated with the for the
 - 13 variable speed bus responsive to a change in at least one of the first unit's utilization of
 - 14 the first portion of bandwidth on the variable speed bus and the second unit's utilization
 - 15 of the second portion of bandwidth on the variable speed bus based on at least one of
 - 16 the first access rate and the second access request rate.
- 1 2. (Original) The apparatus of claim 1, wherein the first unit is a processor unit.

1 3. (Original) The apparatus of claim 1, wherein the second unit is a video processor
2 unit.

1 4. (Original) The apparatus of claim 1, wherein the first unit is a hard disk drive
2 controller unit.

1 5. (Original) The apparatus of claim 1, wherein the second unit is an isochronous data
2 transfer unit.

1 6. (Canceled).

1 7. (Previously Presented) The apparatus of claim 5, wherein the isochronous data
2 transfer unit is a 1394 controller unit.

1 8. (Previously Presented) The apparatus of claim 5, wherein the isochronous data
2 transfer unit is a USB controller unit.

1 9. (Canceled).

1 10. (Currently Amended) A system, comprising:

2 a device coupled to a variable speed bus, the device ~~allocated a portion of~~
3 ~~bandwidth on the variable speed bus having a rate of request to access the variable~~
4 ~~speed bus; and~~

5 a clock throttling logic to adjust a clock frequency associated with the variable
6 speed bus ~~based on the rate of request to access responsive to a change in the~~
7 ~~device's utilization of the allocated portion of bandwidth on the variable speed bus from~~
8 ~~the device.~~

- 1 11. (Currently Amended) The system of claim 10, further comprising:
 - 2 an arbitration and bus control unit to monitor the rate of request to access the
 - 3 variable speed bus from the device the device's utilization of the allocated portion of
 - 4 bandwidth and instruct and to instruct the clock throttling logic to adjust the clock
 - 5 frequency associated with the variable speed bus based on the change in the device's
 - 6 utilization of the allocated portion of bandwidth on the device's rate of request to access
 - 7 the variable speed bus.
- 1 12. (Original) The system of claim 10, wherein the device coupled to the variable
- 2 speed bus is a processor.
- 1 13. (Original) The system of claim 10, wherein the device coupled to the variable
- 2 speed bus is a video processor.
- 1 14. (Original) The system of claim 10, wherein the device coupled to the variable
- 2 speed bus is a hard disk drive controller.
- 1 15. (Original) The system of claim 10, wherein the device coupled to the variable
- 2 speed bus is an isochronous data transfer controller.
- 1 16. (Canceled).
- 1 17. (Previously Presented) The system of claim 15, wherein the isochronous data
- 2 transfer controller is a 1394 controller.
- 1 18. (Previously Presented) The system of claim 15, wherein the isochronous data
- 2 transfer controller is a USB controller.

1 19-20. (Canceled).

1 21. (Currently Amended) The apparatus of claim 1, further comprising:
2 ~~an arbitration and bus clock a clock throttling unit to monitor the first and the~~
3 ~~second unit's utilization of respective first and second allocated bandwidths on the~~
4 ~~variable speed bus and instruct the clock throttling logic to adjust the clock frequency~~
5 ~~associated with the of the variable speed bus to the second clock frequency according~~
6 ~~to an instruction from the arbitration and bus clock control unit based on the change in~~
7 ~~at least one of the first unit's utilization of the first portion of bandwidth on the variable~~
8 ~~speed bus and the second unit's utilization of the second portion of bandwidth on the~~
9 ~~variable speed bus.~~

10 22 (Currently Amended) The apparatus of claim 21, wherein the arbitration and bus
11 clock control unit determines the second clock frequency based on a first bandwidth
12 requirement from the first unit and a second bandwidth requirement from the second
13 unit, the first bandwidth requirement derived from the first rate of request to access the
14 variable speed bus from the first unit, the second bandwidth requirement derived from
15 the second rate of request to access the variable speed bus from the second unit
16 ~~monitors the first and the second unit's utilization of respective first and second~~
17 ~~allocated bandwidths on the variable speed bus based on arbitration slots sustained by~~
18 ~~the first and the second unit over a given time to include a recognition interval.~~

1 23. (Previously Presented) The apparatus of claim 21, wherein the variable speed bus,
2 the first unit, the second unit, the clock throttling logic and the arbitration and clock
3 control unit are located on a single semiconductor die.

1 24 (Currently Amended) The apparatus system of claim 11, wherein the arbitration and
2 bus clock control unit determines a new clock frequency based on a bandwidth
3 requirement from the device, the device's bandwidth requirement derived from the
4 device's rate of request to access the variable speed bus and instructs the clock
5 throttling logic to adjust the clock frequency of the variable speed bus to the new clock
6 frequency monitors the device's utilization of the allocated portion of bandwidth-based
7 on-arbitration slots sustained by the device over a given time to include a recognition
8 interval.